Time-based Modeling and Verification of Flow Systems in UPPAAL Public version
نویسندگان
چکیده
In this bachelor’s thesis an approach for Flow Systems in UPPAAL is introduced. This approach is then used to implement a model for an industry use-case: the pre-production machine Lithography Wafer Scanner System by company A. It is during this implementation concluded that this model is not valid. Next, a tool is written to generate Gantt charts from traces of arbitrary timed UPPAAL models. Then, an optimal controller is synthesised for this model. Finally, an extra set of properties is also analysed for the new model. From this it is concluded that UPPAAL enables the time based modelling and analysis of complex real world Flow Systems. However, in order for this to be useful, it is recommended to ensure the validity of models by use of specification compilation. Concerning this public version At the request of company A, this bachelor’s thesis has been redacted. The relevant figures have been rasterized and censored accordingly. The relevant pieces of text have been censored using uniformly sized black boxes: • Numeric data has been censored as ” ”. • Words have been censored as “ ”. • Sentences have been censored as “ ”. For certain terms synonyms have been introduced. These synonyms have been colored in a slightly grey hue. A few examples of these synonyms are company A, author A and pre-production machine.
منابع مشابه
Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT
UPPAAL PORT is a new tool for component-based design and analysis of embedded systems. It operates on the hierarchically structured continuous time component modeling language SaveCCM and provides efficient model-checking by using partial-order reduction techniques that exploits the structure and the component behavior of the model. UPPAAL PORT is implemented as an extension of the verification...
متن کاملUPPAAL - Now, Next, and Future
Uppaal is a tool for modeling, simulation and veri cation of real-time systems, developed jointly by BRICS at Aalborg University and the Department of Computer Systems at Uppsala University. The tool is appropriate for systems that can be modeled as a collection of non-deterministic processes with nite control structure and real-valued clocks, communicating through channels or shared variables....
متن کاملVerifying MARTE/CCSL Mode Behaviors Using UPPAAL
In the development of safety-critical embedded systems, the ability to formally analyze system behavior models, based on timing and causality, helps the designer to get insight into the systems overall timing behavior. To support the design and analysis of real-time embedded systems, the UML modeling profile MARTE provides CCSL – a time model and a clock constraint specification language. CCSL ...
متن کاملUPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems
Uppaal is a tool suite for automatic verification of safety and bounded liveness properties of real-time systems modeled as networks of timed automata. It includes: a graphical interface that supports graphical and textual representations of networks of timed automata, and automatic transformation from graphical representations to textual format, a compiler that transforms a certain class of li...
متن کاملTool Environment for Validation and Verification of Real-Time Systems
Uppaal is an integrated tool environment for modeling, simulation and verification of real-time systems, developed jointly by Uppsala University, Sweden and Aalborg University, Denmark. It is appropriate for systems that can be modeled as a collection of non-deterministic processes with finite control structure and realvalued clocks, communicating through channels or shared variables [14, 9]. T...
متن کامل